Silicon synapse implements multiple neural computational primitives

نویسندگان

  • Chiara Bartolozzi
  • Giacomo Indiveri
چکیده

Synapses are highly specialized structures that transmit information between neurons. When an action potential generated by a neuron reaches a presynaptic terminal, a cascade of events produces a flow of ionic currents into or out of the postsynaptic neuron’s membrane, with a characteristic time course that can last up to several hundreds of milliseconds.1 Modeling the detailed dynamics of postsynaptic currents can be a crucial step for learning neural codes and encoding spatio-temporal patterns of spikes.2 However, both software computational models and VLSI (very large silicon integration) implementations of neural systems have often neglected the dynamic aspects of synaptic currents. Modeling the temporal dynamics of each individual synapse in a network of integrate and fire (I&F) neurons can be very onerous in terms of silicon real-estate for dedicated VLSI implementations. A compromise between highly detailed models of synaptic dynamics and no dynamics at all is to use computationally efficient models that account for the basic macroscopic properties of synaptic transmission. We recently proposed a novel VLSI synaptic circuit, the differential-pair integrator (DPI),3 that implements one of these efficient models based on exponentials4 and supports a wide range of synaptic properties. The design of the DPI synapse was inspired by a series of similar circuits proposed in the literature: these collectively share many of the advantages of our solution but individually lack one or more of the features of our design.3 Figure 1 shows the schematic diagram of the silicon synapse. The basic DPI block reproduces the functionality of ligandgated AMPA (α-amino-3-hydroxy-5-methylisoxazole-4propionic acid) receptors. Assuming subthreshold operation and Figure 1. The schematic diagram of the silicon synapse is shown above. The functional parts of the circuit implement exponential ligand-gated postsynaptic current generation (DPI), short term depression (STD), NMDA (N-methyl-D-aspartate) postsynaptic-receptor voltage gating and conductance-based functionality (G).

برای دانلود رایگان متن کامل این مقاله و بیش از 32 میلیون مقاله دیگر ابتدا ثبت نام کنید

ثبت نام

اگر عضو سایت هستید لطفا وارد حساب کاربری خود شوید

منابع مشابه

Designing Networks of Spiking Silicon Neurons and Synapses

Since the properties of transistors are well matched to the properties of ionic channels in nerve membranes, Mead has advocated the use of analog VLSI for the construction of arti cial neural systems [1]. The current state of the art in realistic single-neuron designs is the silicon neuron of Mahowald and Douglas [2], which exhibits the spiking, refractory, and adaptation characteristics of cor...

متن کامل

Synapse: A Scalable Protocol for Interconnecting Heterogeneous Overlay Networks

This paper presents Synapse, a scalable protocol for information retrieval over the inter-connection of heterogeneous overlay networks. Applications on top of Synapse see those intraoverlay networks as a unique inter-overlay network. Scalability in Synapse is achieved via co-located nodes, i.e. nodes that are part of multiple overlay networks at the same time. Co-located nodes, playing the role...

متن کامل

Learning spike - based correlations and conditional probabilities in silicon

We have designed and fabricated a VLSI synapse that can learn a conditional probability or correlation between spik e-based inputs and feedback signals. The synapse is low power, com pact, provides nonvolatile weight storage, and can perform simulta neous multiplication and adaptation. We can calibrate arrays of s ynapses to ensure uniform adaptation characteristics. Finally, a daptation in our...

متن کامل

A Summating, Exponentially-Decaying CMOS Synapse for Spiking Neural Systems

Synapses are a critical element of biologically-realistic, spike-based neural computation, serving the role of communication, computation, and modification. Many different circuit implementations of synapse function exist with different computational goals in mind. In this paper we describe a new CMOS synapse design that separately controls quiescent leak current, synaptic gain, and time-consta...

متن کامل

Field-Programmable Learning Arrays

This paper introduces the Field-Programmable Learning Array, a new paradigm for rapid prototyping of learning primitives and machinelearning algorithms in silicon. The FPLA is a mixed-signal counterpart to the all-digital Field-Programmable Gate Array in that it enables rapid prototyping of algorithms in hardware. Unlike the FPGA, the FPLA is targeted directly for machine learning by providing ...

متن کامل

ذخیره در منابع من


  با ذخیره ی این منبع در منابع من، دسترسی به آن را برای استفاده های بعدی آسان تر کنید

عنوان ژورنال:

دوره   شماره 

صفحات  -

تاریخ انتشار 2008